ALPHA DATA

ADM-PCIE-7V3 Support & Development Kit Release: 2.0.0

Document Revision: 1.1
27 Feb 2017

	Head Office	US Office
Address:	4 West Silvermills Lane, Edinburgh, EH3 5BD, UK	611 Corporate Circle Suite H Golden, CO 80401
Telephone:	+44 131 558 2600	(303) 954 8768
Fax:	+44 131 558 2700	(866) 820 9956 - toll free
email:	sales@alpha-data.com	sales@alpha-data.com
website:	http://www.alpha-data.com	http://www.alpha-data.com

Table Of Contents

List of Figures

1 Introduction

The **ADM-PCIE-7V3 Support & Development Kit (SDK)** is a set of resources for FPGA designers and software engineers working with Alpha Data's ADM-PCIE-7V3 reconfigurable computing card.

The resources of the ADM-PCIE-7V3 SDK include:

- Resources for developing application software for a machine that hosts Alpha Data reconfigurable computing hardware:
  - C/C++ header files and libraries which provide Application Programming Interfaces (APIs) for controlling reconfigurable computing hardware.
  - Documentation about Application Programming Interfaces (APIs) for controlling reconfigurable computing hardware.
  - Common utilities (with source code) for viewing information about reconfigurable computing devices, programming nonvolatile memory, and more.
- Example FPGA designs and host programs (with source code) demonstrating various features of the ADM-PCIE-7V3:
  - The **Standalone DIMM Test FPGA Design**, which demonstrates how to use the Xilinx 7 Series Memory Interface Generator (MIG) IP to create memory controllers for the DDR3 SDRAM SODIMMs in the ADM-PCIE-7V3.
  - The **DMA demonstration FPGA Design**, which demonstrates how to use the DMA engine (AXI4) in Alpha Data's ADM-PCIE-7V3 Board Control and Host Interface IP (ADM-PCIE-7V3-BCHI).
  - The **Host Interface to DIMMs FPGA Design**, which demonstrates combining Alpha Data's ADM-PCIE-7V3 Board Control and Host Interface IP (ADM-PCIE-7V3-BCHI) with the Xilinx 7 Series Memory Interface Generator (MIG) IP in order to create a host interface that permits access to the DDR3 SDRAM SODIMMs.
  - The **IBERT FPGA Design**, which makes use of the Xilinx IBERT IP to provide ready-to-use IBERT bitstreams that can be used to test the SFP and SATA connectors of the ADM-PCIE-7V3.
  - The **Register Access FPGA Design**, which demonstrates how to use the Direct Slave (AXI4) channel in Alpha Data's ADM-PCIE-7V3 Board Control and Host Interface IP (ADM-PCIE-7V3-BCHI).
- IP and common HDL code provided by Alpha Data:
  - ADM-PCIE-7V3 Board Control and Host Interface IP (ADM-PCIE-7V3-BCHI), which provides a fully functional PCI Express to AXI4 interface with a configurable number of DMA engines (AXI4), as well as other features.
  - Common HDL code (i.e. not specific to the ADM-PCIE-7V3), used by the example FPGA designs.

1.1 Structure of this package

The directories making up the ADM-PCIE-7V3 SDK are organised as in Figure 1 below:





Figure 1 : Structure of the SDK

2 Development operating system support

2.1 Windows

Generally speaking, Alpha Data's Windows software, when supplied in binary form, is compatible with Windows XP and later. However, the choice of Windows operating system used for development mainly depends upon what release of Microsoft Visual Studio and/or Xilinx Vivado are chosen for a project.

When developing an FPGA design, the Xilinx Vivado toolset is used and therefore a Windows operating system must be capable of running Vivado. As of writing, Vivado 2016.4 is the current release, and Windows 7 (64-bit), Windows 8.1 (64-bit) & Windows 10 (64-bit) are recommended.

Vivado path length issue
In Windows, Vivado requires that path lengths of files are no greater than the **MAX_PATH** Win32 constant, which is 260 characters (including the NUL character used to terminate a string). This limit is easily exceeded when a Vivado project uses IP (cores) and the path length of the Vivado project file (.xpr) exceeds about 80 characters. Exceeding the **MAX_PATH** limit can result in otherwise inexplicable failures when implementing an FPGA design in Vivado.

The recommended workaround for this issue is to use the **subst** command to map a drive letter (e.g. **Z:**) to the root of this SDK. If done correctly, the result is the existence of directories **Z:\doc**, **Z:\example**, **Z:\fpga** etc.

When developing software to run on a host machine, Microsoft Visual Studio is likely to be used for building applications. Therefore, the Windows operating system must be capable of running a particular version of Microsoft Visual Studio. For Microsoft Visual Studio 2012 onwards, Windows 7, Windows 8 & Windows 10 are recommended.

2.2 Linux

Alpha Data general does not supply binaries for Linux because of the large number of architectures and configurations that exist across various Linux distributions. Source code is provided, however, and can be built for most Linux distributions.

When developing an FPGA design, the Xilinx Vivado toolset is used and therefore the supported Linux distributions depend upon the release of Vivado chosen for a project. As of writing, Vivado 2016.4 is the current release and therefore the following Linux distributions are recommended:

- Red Hat Enterprise Workstation/Server 7.1 & 7.2 (64-bit)
- Red Hat Enterprise Workstation 5.11, 6.7 & 6.8 (64-bit)
- SUSE Linux Enterprise 11.4 & 12.1 (64-bit)
- CentOS 6.8 (64-bit)
- Ubuntu Linux 16.04 LTS (64-bit)

Linux distributions that are not listed might result in Vivado failing to work, or only partially working. They are not supported by Xilinx.

3 Associated documents

(1) Common Host Utilities for Windows & Linux
(root)/host/util-v1_11_0/doc/ad-ug-0055_v1_3.pdf

(2) Common Host Utilities for VxWorks
(root)/host/util-v1_11_0/doc/ad-ug-0086_v1_1.pdf

(3) ADMXRC3 API Specification
(root)/host/api-v1_4_18b9/doc/ad-ug-0003_v1_13.pdf

(4) ADMXRC3 API Hardware Addendum
(root)/host/api-v1_4_18b9/doc/ad-ug-0009_v1_12.pdf

(5) ADM-PCIE-7V3 Standalone DIMM Test FPGA Design
(root)/example/dimm_test-admpcie7v3-v3_1_0/doc/ad-ug-0045_v1_4.pdf

(6) Using Xilinx 7 Series MIG 2.3 with the ADM-PCIE-7V3
(root)/example/dimm_test-admpcie7v3-v3_1_0/doc/ad-ug-0044_v1_4.pdf

(7) ADM-PCIE-7V3 DMA Demonstration FPGA Design
(root)/example/dma_demo-admpcie7v3-v3_0_0/doc/ad-ug-0047_v1_3.pdf

(8) ADM-PCIE-7V3 Host Interface to DIMMs FPGA Design
(root)/example/host_dimm-admpcie7v3-v1_0_0/doc/ad-ug-0095_v1_0.pdf

(9) ADM-PCIE-7V3 IBERT FPGA Design
(root)/example/ibert-admpcie7v3-v1_0_0/doc/ad-ug-0085_v1_1.pdf

(10) ADM-PCIE-7V3 Register Access FPGA Design
(root)/example/reg_access-admpcie7v3-v2_1_0/doc/ad-ug-0046_v1_3.pdf

(11) IPROG Reconfiguration from Flash Memory on the ADM-PCIE-7V3
(root)/doc/ad-an-0049_v1_0.pdf

4 Release history

4.1 Release 2.0.0

(1) General

(a) 2016.4 is the recommended Xilinx Vivado version for this release of the SDK.

(2) Example FPGA designs

(a) Updated all example FPGA designs for Vivado 2016.4.

(b) For all example FPGA designs, invidual project generation scripts (named **mkxpr-<configuration>.tcl**) no longer close the Vivado project after generating it. Now, after **source**ing such a script using "Tools -> Run Tcl Script..." from the Vivado GUI menu, it can be simulated or implemented without needing to first reopen it.

Bulk project generation scripts (typically named **mkxpr-all.tcl**) still close projects after generating them, to avoid a proliferation of Vivado GUI windows.

(c) The **Standalone DIMM Test FPGA Design** (dimm_test-admpcie7v3) now has a behavioral simulation testbench including DDR3 SDRAM chip models, and now has additional configurations for boards fitted with 2 x 16 GiB SODIMMs.

(d) The **DMA Demonstration FPGA Design** (dma_demo-admpcie7v3) now has a behavioral simulation testbench which, applies AXI4 stimulus to rest of the design via the master AXI4 interfaces of the **ADM-PCIE-7V3-BCHI** IP instance.

(e) New FPGA Design: **Host Interface to DIMMs FPGA Design** (host_dimm-admpcie7v3), which demonstrates one way to make the DDR3 SDRAM SODIMMs readable and writable from a host program.

(f) New FPGA Design: **IBERT FPGA design** (ibert-admpcie7v3), which provides a Bit Error Rate Test (BERT) for the SFP connectors and the SATA connectors.

(3) IP

(a) This release of the SDK includes and uses ADM-PCIE-7V3-BCHI IP v1.8, for Vivado 2015.4 and later.

(4) Host software

(a) The Common Host Utilities have been updated to version 1.11.0, although there are effectively no functional differences for the ADM-PCIE-7V3.

(b) The ADMXRC3 API Header Files have been updated v1.8.3, although there are effectively no functional differences for the ADM-PCIE-7V3.

(c) The framework used by test/demonstration programs for example FPGA designs has been updated to version 1.1.0, although there are effectively no functional differences for the ADM-PCIE-7V3.

4.2 Release 1.0.0

This is the first release of the ADM-PCIE-7V3 Support & Development Kit.

Revision History

Date	Revision	Nature of change
9 Sep 2015	1.0	Initial version.
27 Feb 2017	1.1	Updated for release 2.0.0: New example FPGA design "ibert". New example FPGA design "host_dimm".

Address: 4 West Silvermills Lane,
Edinburgh, EH3 5BD, UK
Telephone: +44 131 558 2600
Fax: +44 131 558 2700
email: sales@alpha-data.com
website: http://www.alpha-data.com

Address: 611 Corporate Circle Suite H
Golden, CO 80401
Telephone: (303) 954 8768
Fax: (866) 820 9956 - toll free
email: sales@alpha-data.com
website: http://www.alpha-data.com