ADM-PCIE-9V5 - Low Latency Trading


Photo 1 of adm-pcie-9v5Photo 2 of adm-pcie-9v5Photo 3 of adm-pcie-9v5Photo 4 of adm-pcie-9v5Main Photo of adm-pcie-9v5  Board: Virtex UltraScale Plus FPGA PCIE SDRAM Fast I/O : Commercial Data Center Board Virtex UltraSCALE Plus

Click image for larger view

ADM-PCIE-9V5 Documents

Datasheet (pdf)

User Manual v1.4 (pdf)

Support and Development Kit

The contents of the SDK can be viewed in


Please contact Alpha Data for details on the purchase of the ADM-PCIE-9V5 SDK.

Associated Documentation

Declaration of Conformity

ADM-PCIE-9V5 Declaration of Conformity.


  • Low Latency Trading
  • In-Network Compute
  • High-Frequency Trading
  • High-speed Communications Hub

Board Features

  • x8 Gen3 PCIE
  • 4x QSFP-DD Cages
  • 1x OpenCAPI Interface
  • 1x Firefly Interface (optional)
  • 1x PPS synchronisation Input

FPGA Features (Hard IP)

  • 9x 100G Ethernet MACs (incl. KR4 RS-FEC) (6 on VU5P-3)
  • 9x 150G Interlaken cores (6 on VU5P-3)
  • 6x PCI Express x16 Gen3 cores (4 on VU5P-3)


The ADM-PCIE-9V5 is a Single-slot half-length, full height, PCI Express Add-In Card featuring the powerful and efficient Xilinx Virtex UltraScale Plus VU9P-3 FPGA.

8 lane PCIe Gen3 capable Interface.

Front IO with 4x QSFP-DD sockets, each supporting two 100GbE or eight 10/25GbE interfaces. Onboard Ultraport SlimSAS Connector for OpenCAPI Connectivity.

System monitoring of temperature, voltage, and current gives developers accurate feedback of power utilization for their designs.

Board Format

Single Slot 1/2 Length, Full Height, x8 PCIe form Factor

Width: TBCmm Height: TBCmm Depth: TBCmm Weight: TBCg

Environmental Specifications

Temperature Limits:

Operating Temperature range: 0°C to +55°C

Storage Temperature range: -40°C to +85°C

Operating Humidity range: Up to 95% (non-condensing)

Host I/F

PCI Express® Gen3 x8 or OpenCAPI

Target Device

Xilinx Virtex® UltraScale Plus™

XCVU9P-3 or XCVU5P-3 - FLGA2104/FLVA2104

FPGA Resources


FPGA Hard IP Cores

  • 9x 100G Ethernet MACs (incl. KR4 RS-FEC) (6 on VU5P-3)
  • 9x 150G Interlaken cores (6 on VU5P-3)
  • 6x PCI Express x16 Gen3 cores (4 on VU5P-3)

Note: for the FPGA packages used for this product, certain GTY tiles are unavailable because they are not bonded to physical pins. This means that, in order to make use of certain hard CMAC, PCIe and Interlaken cores, the 'Pipe' scheme must be used, in which the core in question is routed to bonded GTY tile(s) using pipelining registers.

For diagrams showing bonded and unbonded GTY tiles, please refer to Figures 1-90 (VU5P in FLV2104 package) and 1-99 (VU9P in FLGA2104 package) in UG575-ultrascale-pkg-pinout.pdf (v1.13)

Board Management

The ADM-PCIE-9V5 houses a system monitoring chip which is able to provide real-time temperature, voltage and current readings of the system, as well as reconfigure programmable clocks and much more. The system monitor can be accessed directly through the USB interface via the front panel (or rear of board), the UART connection to the target FPGA or through the SMBus interface on the card's PCI Express edge connector. When enabled**, IPMI can also be used to communicate with the system monitor, allowing for remote communication and management with the ADM-PCIE-9V5.

** IPMI is disabled by default and should only be enabled when the board is installed in an IPMI compliant system. Please contact the factory for details on enabling IPMI on the ADM-PCIE-9V5.

FPGA Configuration

  • From onboard Flash
  • Through USB board management (built-in JTAG)
  • Partial Reconfiguration (via MCAP) Over PCIE

The USB/JTAG Interface is compatible with all of the Xilinx Vivado® Tools.

FPGA Configuration Flash

Flash TypeFlash SizeNo. config regions
QSPI2GBit each of

High-Speed Network Interfaces

Interface TypeQtyLanes per InterfaceData Rate per LaneProtocol Capability
QSFP-DD4828GbpsUser Configurable, includes 10/25/40/100G Ethernet
Ultraport SlimSAS1825GbpsOpenCAPI
Firefly1428GbpsUser Configurable

Other I/O Interfaces

USB (front and rear sockets) board management (built-in JTAG)

Isolated PPS Timing Input



Ordering Information
ParametercodeParameter Description
FPGA Selectx

blank=Standard COTS product with XCVU9P-3,
/VU5P-3='standard' variant with XCVU5P-3


Other options are available, please contact sales for details.


  • ADM-PCIE-9V5 Board
  • One Year Warranty
  • One Year Technical Support

Sales Questions

For any sales questions regarding the ADM-PCIE-9V5, please e-mail us at:

Technical Support

For any technical questions regarding Alpha-Data products please e-mail us at:

©2021 Alpha Data Parallel Systems - All rights reserved